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Abstract. Wireless data transmission results in frequency
and phase offsets of the signal in the receiver. In addition
the received symbols are corrupted by noise. Therefore syn-
chronization and channel coding are vital parts of each re-
ceiver in digital communication systems. By combining the
phase and frequency synchronization with an advanced it-
erative channel decoder (inner loop) like turbo codes in an
iterative way (outer loop), the communications performance
can be increased. This principal is referred to as turbo syn-
chronization. For turbo synchronization an initial estimate of
phase and frequency offset is required. In this paper we study
the case, where the initial carrier synchronization is omitted
and an approach with trial frequencies is chosen. We present
novel techniques to minimize the number of trial frequen-
cies to be processed. The communications performance and
effort of our method is demonstrated. Furthermore the im-
plementation complexity of the whole system is shown on a
Xilinx FPGA.
1 Introduction
Synchronization and channel decoding are vital parts of ev-
ery digital receiver for wireless communication. The trans-
mission over a wireless channel results in timing, frequency
and phase offsets. In addition, the received symbols are cor-
rupted by noise. Task of the synchronization is to present
data bits to the channel decoder, where the negative inﬂu-
ences of timing, frequency and phase offset are eliminated.
A well known advanced scheme for channel coding is the
use of turbo codes. The turbo encoder delivers a stream of
systematic bits and two parity bit streams by a recursive sys-
tematic convolutional encoding of the user data bits and an
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interleaved version of the user data bits. Turbo code decod-
ing is done in an iterative algorithm based on the maximum
a posteriori principle. Communication systems with Turbo
codes can operate at very low signal-to-noise ratios (SNR).
Frequency offset synchronization and phase offset syn-
chronization (carrier synchronization) is typically performed
only once before channel decoding. The variance of the
phase and frequency estimation depends on the SNR as well
as on the number of symbols available for estimation of the
phase and frequency offset. The mentioned variances inﬂu-
ence the decoder performance heavily; i.e. large variances
lead to an unacceptable performance degradation of the used
decoder.
In our paper we focus on carrier synchronization in con-
junction with turbo code decoding. The method of joined
iterative turbo code decoding and synchronization is called
turbo synchronization. Turbo synchronization allows correct
decoding also for larger variances of frequency and phase
offset. This can be used to decrease the number of known
symbols for synchronization purposes and thus increases the
user data rate for a given bandwidth. However, also the
advanced turbo synchronization technique needs an initial
coarsecarriersynchronizationandcantoleratefrequencyoff-
set estimation errors up to a small limit.
In the situation of unacceptable estimation errors of the
initial carrier synchronization tentative decoding with sev-
eral trial frequency offsets must be performed. The effort
of the receiver depends now on the number of investigated
trial frequency offsets. We demonstrate novel techniques for
minimizing the number of trial frequency offsets to be pro-
cessed. To prove the feasibility of the system approach an
implementation of the whole system is presented. The key
facts of the hardware architecture for achieving low com-
plexity for the principally expensive usage of trial frequen-
cies are illustrated. Furthermore we analyze the additional
effort for the turbo decoder caused by turbo synchronization
and processing of trial frequency offsets and demonstrate the
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system.
In Section 2 we summarize turbo encoding as well as the
the principle of turbo code decoding. In the following Sec-
tion 3 we explain the iterative synchronization and the inter-
relation with the decoding algorithm. In Section 4 we give an
short overview about the target communication system and
explain the use of trial frequencies for frequency offset esti-
mation. Our proposed method for minimizing the number of
trials to be performed is presented. In Section 5 we analyze
the communications performance of our proposed method.
The hardware architecture is explained and hardware com-
plexity of turbo synchronization without initial carrier syn-
chronization is analyzed. Communications performance is
determined by bit true models. Implementation complexities
and results are given based on Xilinx devices. The paper is
concluded in Section 6.
2 Turbo Codes
With the introduction of binary turbo codes by Berrou in
1993 (Berrou et al., 1993) near optimum error correction be-
came possible. Due to these error correction capabilities,
binary and duo-binary turbo codes allow for low frame er-
ror rates (FER) at a low signal-to-noise ratio (SNR), outper-
forming the widely used convolutional codes. Because of
this advantage turbo codes are now part of a large number of
communication standards.
Turbo codes generally consist of a serial or parallel con-
catenation of two codes, so called component codes, and an
interleaver. While the ﬁrst component code encodes the in-
formation in the original order, the second one gets the infor-
mation in a permuted order, see Figure 1a). In all standards
convolutional codes are used as component codes.
Decoding of turbo codes is an iterative process where
probabilistic information is exchanged between component
decoders (Berrou, 2003). Iterative decoding implies a big
challenge with respect to low latency and high throughput
requirements.
A possible realization of a decoder for turbo codes is given
in Figure 1b). The two component decoders that decode the
two component codes are connected via interleaver and dein-
terleaver. They use log likelihood ratios (LLR) λs
dk, λ
p
1
dk and
λ
p
2
dk of the systematic and parity information to compute the
extrinsic information e1
dk and e2
dk on the information bits.
The iterative exchange of e1
dk and e2
dk between these com-
ponent decoders is referred to as turbo principle. One (full)
iteration is done if Decoder 1 and Decoder 2 have run once.
If only one decoder has calculated new information, we call
this one half iteration.
Both component decoders optimize the maximum a pos-
teriori probability (MAP) criterion. However, in hardware
implementations the suboptimal Max-Log MAP algorithm
with extrinsic scaling factor (ESF) is more suitable. In com-
Fig. 1. a) Turbo Encoder, b) Turbo Decoder
parison to the optimal algorithm the Max-Log MAP results
in a performance loss of less than 0.2 dB (Robertson et al.,
1995)(Robertson et al., 1997). Furthermore, the Max-Log
MAP algorithm does not require knowledge of the SNR in
contrast to the optimal Log MAP algorithm ((Worm et al.,
2000)).
The Max-Log MAP algorithm consists of a forward and a
backward recursion. It computes for each possible informa-
tion or parity bit dk an a posteriori probability (APP) LLR
s,p1,p2.
3 Turbo Synchronization
The synchronization consists of the estimation of the un-
known parameters of timing, frequency and phase offset,
and the elimination of all possible negative inﬂuences intro-
duced by these parameters. We focus on the frequency and
phase synchronization of bursts with linear modulation (e.g.
QPSK,16-QAM) in conjunction with turbo decoding. We as-
sume, that the steps of gain control, timing synchronization
and burst detection are properly carried out before. The re-
ceived sample sequence r is given in the complex baseband
according to Equation 1:
r(l)=s(l)ej(2fol+)+n(l) l=0,1,...,L 1 (1)
The sample sequence r with L elements is based on modu-
lation symbols s(l) with one sample per symbol and symbol
duration T, and is disturbed by a noise sequence n. The un-
known parameters of frequency offset fo and phase offset
 have to be estimated for every received sample sequence.
These parameters are considered ﬁxed during an estimation
interval; the sample sequence has to be corrected accordingly
to the estimated frequency offset ~ fo and estimated phase off-
set ~  .
Fig. 1. (a) Turbo encoder, (b) Turbo decoder.
communications performance of the targeted communication
system.
In Sect. 2 we summarize turbo encoding as well as the the
principle of turbo code decoding. In the following Sect. 3
we explain the iterative synchronization and the interrelation
with the decoding algorithm. In Sect. 4 we give an short
overview about the target communication system and explain
the use of trial frequencies for frequency offset estimation.
Our proposed method for minimizing the number of trials to
be performed is presented. In Sect. 5 we analyze the commu-
nications performance of our proposed method. The hard-
ware architecture is explained and hardware complexity of
turbo synchronization without initial carrier synchronization
is analyzed. Communications performance is determined by
bit true models. Implementation complexities and results are
given based on Xilinx devices. The paper is concluded in
Sect. 6.
2 Turbo codes
With the introduction of binary turbo codes by Berrou in
1993 (Berrou et al., 1993) near optimum error correction be-
came possible. Due to these error correction capabilities,
binary and duo-binary turbo codes allow for low frame er-
ror rates (FER) at a low signal-to-noise ratio (SNR), outper-
forming the widely used convolutional codes. Because of
this advantage turbo codes are now part of a large number of
communication standards.
Turbo codes generally consist of a serial or parallel con-
catenation of two codes, so called component codes, and an
interleaver. While the ﬁrst component code encodes the in-
formation in the original order, the second one gets the in-
formation in a permuted order, see Fig. 1a). In all standards
convolutional codes are used as component codes.
Decoding of turbo codes is an iterative process where
probabilistic information is exchanged between component
decoders (Berrou, 2003). Iterative decoding implies a big
challenge with respect to low latency and high throughput
requirements.
A possible realization of a decoder for turbo codes is given
in Fig. 1b). The two component decoders that decode the two
component codes are connected via interleaver and deinter-
leaver. They use log likelihood ratios (LLR) λs
dk, λ
p1
dk and λ
p2
dk
of the systematic and parity information to compute the ex-
trinsic information 3e1
dk and 3e2
dk on the information bits. The
iterative exchange of 3e1
dk and 3e2
dk between these component
decoders is referred to as turbo principle. One (full) iteration
is done if Decoder 1 and Decoder 2 have run once. If only
one decoder has calculated new information, we call this one
half iteration.
Both component decoders optimize the maximum a poste-
riori probability (MAP) criterion. However, in hardware im-
plementations the suboptimal Max-Log MAP algorithm with
extrinsic scaling factor (ESF) is more suitable. In compari-
son to the optimal algorithm the Max-Log MAP results in a
performance loss of less than 0.2dB (Robertson et al., 1995,
1997). Furthermore, the Max-Log MAP algorithm does not
require knowledge of the SNR in contrast to the optimal Log
MAP algorithm (Worm et al., 2000).
The Max-Log MAP algorithm consists of a forward and a
backward recursion. It computes for each possible informa-
tion or parity bit dk an a posteriori probability (APP) LLR
3s,3p1,3p2.
3 Turbo synchronization
The synchronization consists of the estimation of the un-
known parameters of timing, frequency and phase offset,
and the elimination of all possible negative inﬂuences intro-
duced by these parameters. We focus on the frequency and
phase synchronization of bursts with linear modulation (e.g.
QPSK,16-QAM) in conjunction with turbo decoding. We as-
sume, that the steps of gain control, timing synchronization
and burst detection are properly carried out before. The re-
ceived sample sequence r is given in the complex baseband
according to Eq. (1):
r(l)=s(l)·ej(2πfol+8)+n(l) l =0,1,...,L−1 (1)
The sample sequence r with L elements is based on modu-
lation symbols s(l) with one sample per symbol and symbol
duration T, and is disturbed by a noise sequence n. The un-
known parameters of frequency offset fo and phase offset
8 have to be estimated for every received sample sequence.
These parameters are considered ﬁxed during an estimation
interval; the sample sequence has to be corrected accordingly
to the estimated frequency offset ˜ fo and estimated phase off-
set ˜ 8 .
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The synchronization with turbo synchronization is done in
two main steps. Initially, a (coarse) carrier synchronization is
performed. In case of larger variances of the estimation pa-
rameters a degradation in the decoding performance will oc-
cur. The principle of turbo synchronization is to improve the
estimation parameters for synchronization (ﬁne synchroniza-
tion) with the additional use of tentative decoder decisions.
The improved carrier synchronization is used to provide bet-
ter input data for the decoding process. This process is done
iteratively after each decoder iteration. We concentrate ﬁrst
on the step of ﬁne synchronization, which will be used for
turbo synchronization.
Frequency and phase offset can be optimally estimated on
an unmodulated carrier. With the assumption, that the trans-
mitted symbol sequence s of the burst is known the effect of
the modulation by each transmitted symbol s(l) can be re-
moved by:
˜ r(l):=r(l)·s∗(l) l =0,1,...,L−1 (2)
However, it must be considered, that usually the symbols of
the burst are unknown or only some symbols, used for sup-
porting the burst detection or supporting the coarse synchro-
nization are known. Thus we replace the transmitted symbol
sequence s by an estimated symbol sequence se. The estima-
tion of the transmitted symbol sequence is provided by the
turbo decoder.
The ﬁne estimation of frequency and phase offset is based
on the average phase ˜ φ0 of the front part and on the average
phase ˜ φ1 of the rear part of the burst with a modulation re-
moval by the estimated symbol sequence se. This is formally
given by
˜ φk :=
L/2−1+k·L/2 X
l=0+k·L/2
r(l)·s∗
e(l) k =0,1 (3)
With the two phase values of Eq. (3) the estimate of the fre-
quency offset can be calculated with
˜ f0 =
arg( ˜ φ0· ˜ φ1
∗
)
2π ·L
(4)
The estimate of the phase offset is calculated with the help of
Eq. (4)
˜ φ =arg( ˜ φ0+ ˜ φ1)−L· ˜ f0·π (5)
The ﬁrst decoder iteration is based on the LLR values λs
dk,
λ
p1
dk and λ
p2
dk calculated with the symbols of the coarse syn-
chronized received sequence. For the iterative ﬁne syn-
chronization an estimate of the transmitted symbols is used,
which is produced by the turbo code decoder after each it-
eration. The estimate of the transmitted symbols is gathered
by the APP LLR of the decoder. A turbo code decoder com-
putes APP LLR values 3s of the systematic bits by default.
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The synchronization with turbo synchronization is done in
two main steps. Initially, a (coarse) carrier synchronization is
performed. In case of larger variances of the estimation pa-
rameters a degradation in the decoding performance will oc-
cur. The principle of turbo synchronization is to improve the
estimation parameters for synchronization (ﬁne synchroniza-
tion) with the additional use of tentative decoder decisions.
The improved carrier synchronization is used to provide bet-
ter input data for the decoding process. This process is done
iteratively after each decoder iteration. We concentrate ﬁrst
on the step of ﬁne synchronization, which will be used for
turbo synchronization.
Frequency and phase offset can be optimally estimated on
an unmodulated carrier. With the assumption, that the trans-
mitted symbol sequence s of the burst is known the effect
of the modulation by each transmitted symbol s(l) can be re-
moved by:
~ r(l):=r(l)s(l) l=0,1,...,L 1 (2)
However it must be considered, that usually the symbols
oftheburstare unknownor onlysome symbols, used forsup-
porting the burst detection or supporting the coarse synchro-
nization are known. Thus we replace the transmitted symbol
sequence s by an estimated symbol sequence se. The esti-
mation of the transmitted symbol sequence is provided by
the turbo decoder.
The ﬁne estimation of frequency and phase offset is based
on the average phase ~ ϕ0 of the front part and on the average
phase ~ ϕ1 of the rear part of the burst with a modulation re-
moval by the estimated symbol sequence se. This is formally
given by
~ ϕk :=
L=2 1+kL=2 ∑
l=0+kL=2
r(l)s
e(l) k=0,1 (3)
With the two phase values of Equation 3 the estimate of the
frequency offset can be calculated with
~ f0 =
arg( ~ ϕ0 ~ ϕ1

)
2πL
(4)
The estimate of the phase offset is calculated with the help
of Equation 4
~ ϕ=arg( ~ ϕ0+ ~ ϕ1) L ~ f0π (5)
The ﬁrst decoder iteration is based on the LLR values
λs
dk, λ
p
1
dk and λ
p
2
dk calculated with the symbols of the coarse
synchronized received sequence. For the iterative ﬁne syn-
chronization an estimate of the transmitted symbols is used,
which is produced by the turbo code decoder after each it-
eration. The estimate of the transmitted symbols is gathered
by the APP LLR of the decoder. A turbo code decoder com-
putes APP LLR values s of the systematic bits by default.
Fig. 2. Considered burst structure
In turbo synchronization applications the decoder must ad-
ditionally calculate the APP LLR values p1;2 for the parity
bits.
To reduce the effect of using some erroneous reference
symbols in the ﬁne synchronization, soft values are used for
the reference symbols. The values for the quadrature com-
ponents of the estimated symbols are calculated by a tanh
operation on the APP LLR. Provided that the k-th transmit-
ted QPSK symbol s(k) contains the bits d
(I)
k and d
(Q)
k of the
code word the estimated symbol se(k) is calculated as:
se(k)=tanh
(d
(I)
k )
2
+jtanh
(d
(Q)
k )
2
(6)
With the tentative soft values of systematic bits and par-
ity bits the sequence se is generated and the described ﬁne
synchronization process can be carried out.
The received sequence r is corrected with the new esti-
mates of frequency and phase offset. A new synchronized
received sequence r is calculated after each full decoder it-
eration. Turbo decoding and ﬁne synchronization run in par-
allel in our architecture to avoid throughput degradation by
turbo synchronization. For the n-th iteration of the decoder
the LLR values  s,  p1, and  p2 of the transmitted bits are
calculated on base of the ﬁne synchronized sequence, which
used the APP LLR values of the (n-2)-th iteration. A dis-
cussion of the effects of the schedule regarding the update of
LLR values can be found in (Alles et al., 2007).
4 Evaluation of a Grid of Trial Frequency Offsets
For using the principle of turbo synchronization an initial
coarse carrier synchronization with a sufﬁciently small vari-
anceoftheestimationparametersisneeded. Themethodsfor
the carrier synchronization depend on the existing communi-
cations system. The burst structure of the targeted commu-
nication system is depicted in Figure 2. The burst consists
at the start and the end of a sequence of known symbols -
start unique word and end unique word respectively. The un-
known symbols in the mid of the burst correspond to the code
word of the turbo code encoded information sequence. A lot
of algorithms exist to estimate frequency and phase offset
with known symbols (data aided estimation) or with the un-
known data symbols (blind estimation) as described in (Meyr
et al., 1998; Mengali and D’Andrea, 1997). The variance
of the estimation parameters depends on the SNR, the num-
ber of symbols and the use of known or unknown symbols.
Fig. 2. Considered burst structure.
In turbo synchronization applications the decoder must addi-
tionally calculate the APP LLR values 3p1,2 for the parity
bits.
To reduce the effect of using some erroneous reference
symbols in the ﬁne synchronization, soft values are used for
the reference symbols. The values for the quadrature com-
ponents of the estimated symbols are calculated by a tanh
operation on the APP LLR. Provided that the k-th transmit-
ted QPSK symbol s(k) contains the bits d
(I)
k and d
(Q)
k of the
code word the estimated symbol se(k) is calculated as:
se(k)=tanh
3(d
(I)
k )
2
+jtanh
3(d
(Q)
k )
2
(6)
With the tentative soft values of systematic bits and parity
bits the sequence se is generated and the described ﬁne syn-
chronization process can be carried out.
The received sequence r is corrected with the new esti-
mates of frequency and phase offset. A new synchronized
received sequence r is calculated after each full decoder it-
eration. Turbo decoding and ﬁne synchronization run in par-
allel in our architecture to avoid throughput degradation by
turbo synchronization. For the n-th iteration of the decoder
the LLR values ¯ 3s, ¯ 3p1, and ¯ 3p2 of the transmitted bits are
calculated on base of the ﬁne synchronized sequence, which
used the APP LLR values of the (n−2)-th iteration. A dis-
cussion of the effects of the schedule regarding the update of
LLR values can be found in Alles et al. (2007).
4 Evaluation of a grid of trial frequency offsets
For using the principle of turbo synchronization an initial
coarse carrier synchronization with a sufﬁciently small vari-
ance of the estimation parameters is needed. The methods
for the carrier synchronization depend on the existing com-
munications system. The burst structure of the targeted com-
munication system is depicted in Fig. 2. The burst consists
at the start and the end of a sequence of known symbols –
start unique word and end unique word respectively. The un-
known symbols in the mid of the burst correspond to the code
word of the turbo code encoded information sequence. A lot
of algorithms exist to estimate frequency and phase offset
with known symbols (data aided estimation) or with the un-
known data symbols (blind estimation) as described in Meyr
et al. (1998); Mengali and D’Andrea (1997). The variance
of the estimation parameters depends on the SNR, the num-
ber of symbols and the use of known or unknown symbols.
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In our targeted communication system the variance of fre-
quency offset estimation with data aided estimation methods
as well as with blind estimation methods is not sufﬁciently
small to perform afterwards a turbo synchronization with sat-
isfying communications performance. This is caused by the
targeted SNR range below zero dB and the low number of
symbols (known and unknown).
Thus a grid of trial frequency offsets is tentatively used.
These trial frequency offsets are evaluated by the decoding to
decide on the best estimation. The effort is now determined
by the number of trial frequencies to be processed.
To perform synchronization and decoding a set of trial fre-
quency offsets ˜ fi is used. For using this method it is required
to estimate a corresponding phase offset ˜ φ for each trial fre-
quency offset. Applying the trial frequency offset to to the
received sequence r is given by:
r ˜ fi =r(l)·e−j( ˜ fi·l) l =0,1,···L−1 (7)
For maximum likelihood estimation of the phase offset the
well known V&V algorithm (Viterbi and Viterbi, 1983) is
used. A correlation of the modiﬁed received sequence r ˜ fi
with the unique word at the start and end of the burst is per-
formed, which is given by:
k ˜ fi =
X
l∈UW
r ˜ fi(l)·u∗
UW(l) (8)
The estimation of the phase offset ˜ φ for the trial frequency
offset is given by the argument of the phasor k ˜ fi of Eq. (8):
˜ φfi =arg(k ˜ fi) (9)
As mentioned a criterion is required to decide on the best
frequency offset. The received sequence r will be corrected
with the trial frequency ˜ fi and the belonging phase offset ˜ φ.
Based on this new sequence the LLR values for the turbo
decoder can be calculated. The decoder performs the iter-
ations as described in Sect. 2. For a decision on the best
trial frequency offset an estimation se of the transmitted sym-
bol sequence is used. The estimate of the transmitted sym-
bol sequence is achieved as described in Sect. 3. For every
trial frequency the correlation of received symbol sequence
r and the estimated transmitted symbol sequence se is used.
Correlation is a measurement of similarity and thus the trial
frequency producing the greatest similarity between the two
mentioned sequences is chosen. The correlation operation is
given by
c ˜ fi =
L−1 X
l=0
r ˜ fi(l)·s∗
e(l) (10)
The selection process is done with
˜ f = ˜ fk with c ˜ fk ≥c ˜ fi for all i (11)
For the selection process of ˜ f it is sufﬁcient to use the se-
quence se in Eq. (11), which is achieved after one or two
turbo decoder iterations.
The computational effort for the evaluation of trial fre-
quencies is dominated by the total number of turbo decoder
iterations which must be performed. Thus it is desirable to
minimize the number of trial frequency offsets to be evalu-
ated by the decoder. The calculated phasor k ˜ fi for phase esti-
mation in Eq. (8) can be used to exclude trial frequency off-
sets from consideration before the decoding step. The mag-
nitude of the correlation is a measure for similarity and thus
only trial frequency offsets fi with
|c ˜ fi|≥CTr (12)
will be processed. It must be emphasized, that the best esti-
mation of the frequency offset is not given by the maximum
correlation value of Eq. (8).
5 Results
Our approach for synchronization and decoding without ini-
tial carrier synchronization is validated per software simula-
tions with bit true models in sense of communications per-
formance. In addition the architecture of the system is pre-
sented. The complexity of the components for implementa-
tion on Xilinx FPGA is shown and brieﬂy analyzed.
5.1 Communications performance
The communications performance of our system is demon-
strated for a burst with QPSK modulation. The start unique
word and end unique word contains 40 and 24 symbols, re-
spectively. The code word uses 1248 symbols; it is based on
turbo encoding with rate 1/3 and 16 states. A grid of 61 trial
frequencies is used for this burst type. The trial frequencies
are chosen to cover the maximum relative frequency offset of
6×10−3 and to allow a ﬁne synchronization by the principle
of turbo synchronization.
Thecommunicationsperformanceexpressedasaframeer-
ror rate (FER) is shown in Fig. 3 for different scenarios in an
additive white gaussian noise channel. The graph with label
“Blind” shows the FER for a blind carrier synchronization.
Use of turbo synchronization produces no visible improve-
ment in the ﬁgure. It is evident, that the carrier estimation
parameters cause a unacceptable performance. The graph
with label ”no threshold” and the graph with label “2800”
coincide. In the targeted communication system a FER of
10−3 is speciﬁed at SNR of −0.7dB for ideal synchroniza-
tion and optimal decoding. Hence the achieved communi-
cations performance is comparable to a system with perfect
knowledge of the synchronization parameters. The effort ad-
vantage of the threshold criterion can be checked by Fig. 4.
Using this threshold only approximately 60% of the trial fre-
quencies have to be processed.
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Fig. 4. Trial frequencies evaluated by decoder
With the threshold parameter a trade off between commu-
nications performance and implementation performance can
be regulated. The graphs with label ”3800” and ”4800” re-
spectively show the FER performance for different values
of the threshold. The computational effort for the differ-
ent threshold values is shown in Figure 4 as a percentage
of the number of considered frequency offset values. For the
threshold label ”3800” approximately 50% of the trial fre-
quencies have to be evaluated. It is possible to choose the
threshold value for a deﬁned SNR operation point. This is
demonstrated with the graphs with label ”3800”. For SNR
values above -0.2 dB the performance is identical to the
method without threshold. Depending on the exact value of
the threshold about 40% to 60% of the trial frequencies can
be excluded before the decoding step.
5.2 Architecture and Implementation
The architecture of the system is depicted in Figure 5. Ob-
jective of the architecture is to allow a hardware sharing of
functionalities of turbo synchronization and trial frequency
processing. Central part is the MAP component, which per-
Fig. 5. Architecture
forms a half iteration of turbo code decoding. Component
Pre includes the frequency and phase correction of the re-
ceived sequence r, which is used for the step of ﬁne synchro-
nization in turbo synchronization as well as for processing of
trial frequencies. The phase estimation according to Equa-
tion 8 for the processing of trial frequencies is also included
in component Pre as well as the determination, whether the
actual trial frequency fi will be excluded. The calculation of
LLR values including in the demapping and depuncturing is
used for providing the input data for the MAP component.
Unit Post carries out the central correlation operation ac-
cording to Equation 3 and Equation 10 respectively, which is
used for ﬁne synchronization as well as trial frequency pro-
cessing. Both functionalities must use the transformation of
LLR-Out values to symbols as described for QPSK symbols
in Equation 6. The small part for frequency and phase esti-
mationaccording toEquation 4and Equation5 incomponent
Post is used only for ﬁne synchronization. All shown RAM
blocks are double buffered to allow a parallel processing of
the main components. Therefore different trial frequencies
are processed in the components Pre, MAP and Post. The
step of ﬁne synchronization is carried out in component Pre
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With the threshold parameter a trade off between commu-
nications performance and implementation performance can
be regulated. The graphs with label ”3800” and ”4800” re-
spectively show the FER performance for different values
of the threshold. The computational effort for the differ-
ent threshold values is shown in Figure 4 as a percentage
of the number of considered frequency offset values. For the
threshold label ”3800” approximately 50% of the trial fre-
quencies have to be evaluated. It is possible to choose the
threshold value for a deﬁned SNR operation point. This is
demonstrated with the graphs with label ”3800”. For SNR
values above -0.2 dB the performance is identical to the
method without threshold. Depending on the exact value of
the threshold about 40% to 60% of the trial frequencies can
be excluded before the decoding step.
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jective of the architecture is to allow a hardware sharing of
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processing. Central part is the MAP component, which per-
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Pre includes the frequency and phase correction of the re-
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nization in turbo synchronization as well as for processing of
trial frequencies. The phase estimation according to Equa-
tion 8 for the processing of trial frequencies is also included
in component Pre as well as the determination, whether the
actual trial frequency fi will be excluded. The calculation of
LLR values including in the demapping and depuncturing is
used for providing the input data for the MAP component.
Unit Post carries out the central correlation operation ac-
cording to Equation 3 and Equation 10 respectively, which is
used for ﬁne synchronization as well as trial frequency pro-
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LLR-Out values to symbols as described for QPSK symbols
in Equation 6. The small part for frequency and phase esti-
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trial frequencies. The phase estimation according to Equa-
tion 8 for the processing of trial frequencies is also included
in component Pre as well as the determination, whether the
actual trial frequency fi will be excluded. The calculation of
LLR values including in the demapping and depuncturing is
used for providing the input data for the MAP component.
Unit Post carries out the central correlation operation ac-
cording to Equation 3 and Equation 10 respectively, which is
used for ﬁne synchronization as well as trial frequency pro-
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SMAP architecture with three recursion units which run in
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Table 1. Key parameter of the turbo decoder.
Binary Turbo decoder
Architecture Serial MAP, 3 ACS units
Trellis states 16
Infoword size 128–5124 bits
Codeword size 128–15372 bits
Code rates 1/3 ...9/10
Parallelism 1
Input quantization 6 bit
Algorithm MaxLog-MAP
ESF 0.75
Max. iterations 8
Technology FPGA
Clock frequency 223MHz
Payload Thrpt. [Mbit/s] 4.67–14.02
Latency [µs] 10.36–414.7
Payload Bit/Cycle 0.02–0.06
5.2 Architecture and implementation
The architecture of the system is depicted in Fig. 5. Ob-
jective of the architecture is to allow a hardware sharing of
functionalities of turbo synchronization and trial frequency
processing. Central part is the MAP component, which per-
forms a half iteration of turbo code decoding. Component
Pre includes the frequency and phase correction of the re-
ceived sequence r, which is used for the step of ﬁne synchro-
nization in turbo synchronization as well as for processing of
trial frequencies. The phase estimation according to Eq. (8)
fortheprocessingoftrialfrequenciesisalsoincludedincom-
ponent Pre as well as the determination, whether the actual
trial frequency fi will be excluded. The calculation of LLR
values including in the demapping and depuncturing is used
for providing the input data for the MAP component.
Unit Post carries out the central correlation operation ac-
cording to Eqs. (3) and (10), respectively, which is used for
ﬁne synchronization as well as trial frequency processing.
Both functionalities must use the transformation of LLR-Out
www.adv-radio-sci.net/8/123/2010/ Adv. Radio Sci., 8, 123–128, 2010128 U. Wasenm¨ uller et al.: Low complexity Turbo synchronization without initial carrier synchronization
Table 2. Details of implementation complexity.
MAP Pre Post Ctrl RAM Sum
LUT 4372 2478 1974 909 1506 11329
Xilinx Virtex-5 XC5VSX95T @ 223MHz
LUT 4372 2478 1974 909 1506 11329
FF 2280 1243 1340 608 1064 6625
MAC 0 10 20 0 0 30
BRAMs 4 3 4 1 68 80
values to symbols as described for QPSK symbols in Eq. (6).
The small part for frequency and phase estimation accord-
ing to Eqs. (4) and (5) in component Post is used only for
ﬁne synchronization. All shown RAM blocks are double
buffered to allow a parallel processing of the main compo-
nents. Therefore different trial frequencies are processed in
the components Pre, MAP and Post. The step of ﬁne syn-
chronization is carried out in component Pre and Post on the
results of iteration n, while the MAP decoder executes the
iteration n+2.
The architecture of the turbo decoder is a state-of-the-art
SMAP architecture with three recursion units which run in
parallel. The key parameter are summarized in Table 1. For
more details the reader is referred to May et al. (2007).
The resources for the components are presented in Table 2
for an implementation in a Xilinx Virtex-5 FPGA. Compo-
nent Post is needed only for turbo synchronization and trial
frequency evaluation respectively. Approximately half of the
resources of component Pre are used for turbo synchroniza-
tion and trial frequency evaluation, respectively.
6 Conclusions
In this paper we presented a novel method to reduce the com-
plexity for turbo synchronization without initial carrier syn-
chronization. To perform the decoding and synchronization
steps without initial carrier synchronization a grid of trial fre-
quencies is needed. The computational effort for process-
ing of trial frequencies can be reduced by elimination of trial
frequencies with a simple threshold comparison in the phase
estimation step. Furthermore by applying turbo synchroniza-
tion the grid of trial frequencies can be kept more coarse than
with traditional decoding. The proposed hardware architec-
ture allows a sharing of the components for evaluation of trial
frequencies and for synchronization and decoding.
The components for trial frequency evaluation as well as
for synchronization and turbo decoding can work concur-
rently. The mentioned features result in a low complexity
system. The achieved communications performance is com-
parable to a system with perfect knowledge of the synchro-
nization parameters.
References
Alles, M., Lehnigk-Emden, T., Wasenm¨ uller, U., and Wehn, N.: Im-
plementation Issues of Turbo Synchronization with Duo-Binary
Turbo Decoding, in: Proc. 19th Annual IEEE International Sym-
posium on Personal, Indoor and Mobile Radio Communications
(PIMRC) 2007, Athens, Greece, 2007.
Berrou, C.: The Ten-Year-Old Turbo Codes are Entering into Ser-
vice, IEEE Communications Magazine, 41, 110–116, 2003.
Berrou, C., Glavieux, A., and Thitimajshima, P.: Near Shannon
Limit Error-Correcting Coding and Decoding: Turbo-Codes, in:
Proc. 1993 International Conference on Communications (ICC
’93), pp. 1064–1070, Geneva, Switzerland, 1993.
May, M., Neeb, C., and Wehn, N.: Evaluation of High Throughput
Turbo-Decoder Architectures, in: Proc. IEEE International Sym-
posium on Circuits and Systems (ISCAS 2007), New Orleans,
USA, 2007.
Mengali, U. and D’Andrea, A.: Synchronization Techniques for
Digital Receivers, Plenum Publishing Corporation, New York,
1997.
Meyr, H., Moeneclaey, M., and Fechtel, S. A.: Digital Communica-
tion Receivers, John Wiley & Sons Inc., 1998.
Robertson, P., Villebrun, E., and Hoeher, P.: A Comparison of Opti-
mal and Sub-Optimal MAP decoding Algorithms Operating in
the Log-Domain, in: Proc. 1995 International Conference on
Communications (ICC ’95), pp. 1009–1013, Seattle, Washing-
ton, USA, 1995.
Robertson, P., Hoeher, P., and Villebrun, E.: Optimal and
Sub-Optimal Maximum a Posteriori Algorithms Suitable for
TurboDecoding, EuropeanTransactionsonTelecommunications
(ETT), 8, 119–125, 1997.
Viterbi, A. J. and Viterbi, A. M.: Nonlinear Estimation of PSK
Modulated Carrier Phase with Application to Burst Digital
Transmission, IEEE Transactions on Information Theory, 32,
543–551, 1983.
Worm, A., Hoeher, P., andWehn, N.: Turbo-DecodingwithoutSNR
Estimation, IEEE Communications Letters, 4, 193–195, 2000.
Adv. Radio Sci., 8, 123–128, 2010 www.adv-radio-sci.net/8/123/2010/